1. Introduction {#sec1-micromachines-10-00749}
===============

The power consumption of future transistors has become one of the most important problems in the semiconductor industry. As the device dimensions, such as the minimum feature size, are scaled down, the importance of the off-state power as well as the active power becomes significant. Particularly, low standby power and low supply voltage (*V*~DD~) operation are necessary in various electronics applications, such as mobile devices, wearable devices, and internet-of-things (IoT) systems \[[@B1-micromachines-10-00749],[@B2-micromachines-10-00749],[@B3-micromachines-10-00749]\]. Considering these aspects, the tunnel field-effect transistor (TFET) is one of the most promising logic devices. TFETs have advantages such as low off-state current (*I*~off~), low subthreshold swing (SS), and low power consumption compared with the conventional metal-oxide-semiconductor field-effect transistors (MOSFETs). In particular, TFETs can have an SS lower than 60 mV/dec, which cannot be achieved by the conventional MOSFETs at room temperature because of their operation mechanism \[[@B4-micromachines-10-00749],[@B5-micromachines-10-00749],[@B6-micromachines-10-00749],[@B7-micromachines-10-00749]\]. However, the conventional silicon-based TFETs exhibit several critical problems, in particular, low on-state current (*I*~on~). Due to the large bandgap (*E*~g~) of Si, the amount of electron band-to-band tunneling (BTBT) is insufficient, thus resulting in a small *I*~on~ \[[@B8-micromachines-10-00749],[@B9-micromachines-10-00749],[@B10-micromachines-10-00749],[@B11-micromachines-10-00749]\]. Therefore, various studies have been conducted to improve these problems in material or structural approaches. TFETs using small *E*~g~ materials, such as Ge, at the source region exhibit an improvement in the amount of source-to-channel BTBT \[[@B12-micromachines-10-00749]\]. Furthermore, III--V heterojunction TFETs have been investigated for enhancing the electrical properties \[[@B13-micromachines-10-00749],[@B14-micromachines-10-00749],[@B15-micromachines-10-00749]\]. In addition to those experiments, many attempts have been performed in structural approaches to overcome the drawbacks, such as line TFET, U-gate TFET, T-shaped TFET, L-shaped TFET, and vertical nanowire TFET (VNWTFET) \[[@B15-micromachines-10-00749],[@B16-micromachines-10-00749],[@B17-micromachines-10-00749],[@B18-micromachines-10-00749],[@B19-micromachines-10-00749],[@B20-micromachines-10-00749],[@B21-micromachines-10-00749],[@B22-micromachines-10-00749],[@B23-micromachines-10-00749],[@B24-micromachines-10-00749]\]. However, it is still necessary to study TFETs having superior performances and a small size.

In this work, a Ge-based gate-metal-core VNWTFET has been optimally designed and analyzed using the technology computer-aided design (TCAD) simulations. By using the gate-metal-core structure, the proposed device has a wider BTBT junction and, thus, higher current drivability can be obtained at the same size as that of the conventional VNWTFETs. Direct current (DC) characteristics such as *I*~on~, *I*~off~, the on--off current ratio (*I*~on~/*I*~off~), threshold voltage (*V*~t~), and SS are investigated to evaluate the device performance. Moreover, several device parameters were modulated to obtain the optimized design values.

2. Device Structure and Description {#sec2-micromachines-10-00749}
===================================

[Figure 1](#micromachines-10-00749-f001){ref-type="fig"} shows the cross-sectional view of the proposed Ge-based gate-metal-core VNWTFET with a gate radius (*R*~g~) of 10 nm and a gate dielectric thickness (*T*~ox~) of 2 nm. The gate dielectric material is hafnium oxide (HfO~2~), which enhances the current performances because of a higher gate controllability. The lower *E*~g~ and lower electron effective mass (*m*~e~^\*^) of Ge can increase the BTBT rate \[[@B12-micromachines-10-00749]\]. The work function of the gate metal is 4.27 eV. The doping concentrations of the source, channel, and drain are *p*-type 1 × 10^20^ cm^−3^, *p*-type 1 × 10^16^ cm^−3^, and *n*-type 5 × 10^18^ cm^−3^, respectively. *I*~on~ is defined as the drain current (*I*~DS~) at the gate voltage (*V*~GS~) = the drain voltage (*V*~DS~) = 0.55 V, for low-power applications. Further, the threshold voltage (*V*~t~) is extracted using a constant-current method \[[@B25-micromachines-10-00749]\].

[Figure 2](#micromachines-10-00749-f002){ref-type="fig"} shows the mechanism of the current flow in the proposed device. As indicated in [Figure 2](#micromachines-10-00749-f002){ref-type="fig"}a, the electrons are tunneled mainly from the source to the channel regions in the lateral path and the tunneled electrons drift toward the drain region by *V*~DS~. When the positive *V*~GS~ is applied, the energy bands in the channel region are lowered and BTBT occurs at the channel--source interfaces as shown in [Figure 2](#micromachines-10-00749-f002){ref-type="fig"}b. Therefore, the channel thickness (*T*~ch~) and the gate-metal height (*H*~g~) were considered as design variables for optimization processes because *T*~ch~ and *H*~g~ determine the tunneling probability and current drivability. Furthermore, the proposed gate-metal-core structure has the advantage that it proposes a wider source--channel junction area (A = 2π × (*R*~g~ + *T*~ox~ + *T*~ch~) × *H*~g~) than the conventional core--shell structure (A = 2π × *T*~ch~ × *H*~g~) in the same dimensions. Additionally, in the case of TFETs, a short source-to-drain distance causes the leakage current at the off-state and the ambipolar behavior when the negative *V*~GS~ is applied. Thus, the channel height (*H*~ch~) was also considered as a design parameter. The silicon dioxide (SiO~2~) is placed between the source and drain regions to suppress the leakage current.

The device design and analysis are performed with the Sentaurus TCAD simulation. During the simulation process, various physical models were included for the higher accuracy. A nonlocal BTBT model was applied because the drive current of the proposed device is totally affected by the amount of tunneled electrons. The generation rate (*R*~net~) by the nonlocal BTBT mechanism can be obtained by the follow equation: $$R_{net} = A\left( \frac{F}{F_{0}} \right)^{P}\exp\left( {- \frac{B}{F}} \right)$$ where *F*~0~ = 1 V/cm, *P* = 2.5 for the phonon-assisted tunneling process. At *T* = 300 K, the prefactor, *A,* and the exponential factor, *B,* for the phonon-assisted tunneling process can be expressed by the follow equations: $$A = \frac{g\left( {m_{c}m_{v}} \right)^{3/2}\left( {1 + 2N_{op}} \right)D^{2}{}_{op}\left( {qF_{0}} \right)^{5/2}}{2^{21/4}h^{5/2}m_{r}^{5/4}\rho\varepsilon_{op}E_{g}^{7/4}}$$ $$B = \frac{2^{7/2}\mathsf{\pi}m_{r}^{1/2}E_{g}^{3/2}}{3qh}$$ where *g* is a degeneracy factor, h is Plank's constant, and *D*~op~, *ε*~op~, and *N*~op~ are the deformation potential, energy, and number of optical phonons, respectively. *ρ* is the mass density. *m*~C~ and *m*~V~ are the effective mass in the conduction band and the valance band, respectively, with the relationship of $\frac{1}{m_{r}} = \frac{1}{m_{V}} + \frac{1}{m_{C}}$. According to the Equations (1)--(3), the proposed Ge-based TFET can achieve the higher *R*~net~ due to the low *m*~e~^\*^ and the low *E*~g~. The Fermi--Dirac statistical model was applied because the electrons in thermal equilibrium with a semiconductor lattice obey Fermi--Dirac statistics. In addition, the Shockley--Read--Hall (SRH) recombination model, auger recombination model, and trap-assisted-tunneling (TAT) model were involved because the recombination/generation, which influences the leakage current in the device, is greatly affected by the SRH and TAT mechanism. Moreover, the bandgap narrowing model, doping dependent mobility model, and quantum confinement effect were considered to estimate the device performances more accurately \[[@B26-micromachines-10-00749]\].

3. Results and Discussion {#sec3-micromachines-10-00749}
=========================

[Figure 3](#micromachines-10-00749-f003){ref-type="fig"}a shows the *I*~DS~--*V*~GS~ transfer characteristics of the proposed gate-metal-core VNWTFETs that vary with different *T*~ch~. As *T*~ch~ gets thinner, *I*~on~ increases since the effective tunneling barrier width decreases. [Figure 3](#micromachines-10-00749-f003){ref-type="fig"}b depicts the energy band diagrams of the proposed devices with different *T*~ch~. The electric field across the channel region also gets stronger as *T*~ch~ decreases, resulting in the enhancement of the gate controllability. Thus, the thinner *T*~ch~, having an energy band with a sharp slope, results in an increase of the electron tunneling rate. Moreover, *I*~off~ also increases as *T*~ch~ becomes thinner. When *T*~ch~ is 6 nm, however, *I*~off~ decreases because of the increment of the resistance of the channel (*R*~ch~), and then *I*~off~ increases again as *T*~ch~ further decreases. [Figure 4](#micromachines-10-00749-f004){ref-type="fig"} indicates the *I*~on~ and *SS* characteristics of the proposed devices with the different *T*~ch~. As described earlier, it is shown that *I*~on~ increases as *T*~ch~ reduces. Unlike *I*~on~, however, *SS* improved until *T*~ch~ becomes 5 nm, having the minimum value of 57.5 mV/dec, and thereafter increases because of the increment of *I*~off~. On the other hand, the ambipolar behavior was scarcely affected by *T*~ch~, since *H*~ch~, which contributes to the leakage current when the negative *V*~GS~ being applied is constant. Since *SS* is as crucial as *I*~on~ in the performance of the logic devices, it is desirable that *T*~ch~ is adjusted to be 5 nm. Consequently, *I*~on~ = 4.46 × 10^−5^ A/μm, *I*~off~ = 1.35 × 10^−11^ A/μm, *V*~t~ = 0.24 V, *I*~on~/*I*~off~ = 3.3 × 10^6^, and *SS* = 57.5 mV/dec are obtained at *T*~ch~ = 5 nm.

[Figure 5](#micromachines-10-00749-f005){ref-type="fig"}a shows the *I*~DS~--*V*~GS~ transfer characteristics of the proposed devices according to variation in *H*~g~. Each curve was extracted from the devices with the different *H*~g~ varying from 10 to 80 nm at *T*~ch~ = 5 nm. The higher *H*~g~ widens the tunneling area, resulting in the enhancement of *I*~on~ because the *I*~DS~ of TFETs is totally affected by the amount of the tunneled electrons. Meanwhile, *I*~off~ also tends to increase slightly with the higher *H*~g~ for the same reason mentioned above. However, when *H*~g~ = 30 nm and *H*~g~ = 70 nm, *I*~off~ decreased because the increment of *R*~ch~, which resulted from the longer current path, dominates over the increase of the amount of the electron tunneling at the off-state. Furthermore, the increase of *R*~ch~ deteriorates the rate of the *I*~on~ increment, thus, *I*~on~ is gradually saturated. For these reasons, *I*~on~/*I*~off~ and SS have the largest value and the lowest value at *H*~g~ = 70 nm, respectively, as indicated in [Figure 5](#micromachines-10-00749-f005){ref-type="fig"}b. Therefore, optimized values were obtained with *I*~on~ = 8.22 × 10^−5^ A/μm, *I*~off~ = 1.45 × 10^−11^ A/μm, *V*~t~ = 0.21 V, *I*~on~/*I*~off~ = 5.67 × 10^6^, and SS = 54.7 mV/dec at *T*~ch~ = 5 nm and *H*~g~ = 70 nm.

[Figure 6](#micromachines-10-00749-f006){ref-type="fig"}a shows the *I*~DS~--*V*~GS~ transfer characteristics of the proposed devices that vary with *H*~ch~. In the proposed device, the ambipolar behavior, when the negative *V*~GS~ is applied, is mainly affected by the amount of the electron tunneling from the source and channel region to the drain region. [Figure 6](#micromachines-10-00749-f006){ref-type="fig"}b depicts the energy band diagrams of the proposed devices that vary with *H*~ch~ at *V*~GS~ = −0.55 V and *V*~DS~ = 0.55 V. With the lower *H*~ch~, the energy band of the channel is lowered by *V*~DS~, as in the conventional short channel TFETs \[[@B27-micromachines-10-00749]\]. Therefore, the longer *H*~ch~ where *V*~DS~ has less effect on the channel has the thicker tunneling barrier width at the channel--drain junction and, thus, suppresses the electron tunneling from the channel to the drain. In addition to the foregoing, as *H*~ch~ increases, *R*~ch~ increases because the current path also becomes longer. As a result, *I*~off~ decreases gradually with the *H*~ch~ increasing. The increase in *R*~ch~ also deteriorates *I*~on~ for the same reason. [Figure 7](#micromachines-10-00749-f007){ref-type="fig"} indicates *I*~on~/*I*~off~ and SS characteristics of the proposed devices with the different *H*~ch~ varying from 20 to 90 nm. *I*~on~/*I*~off~ is gradually improved as *H*~ch~ increases, and is then almost saturated when *H*~ch~ = 80 nm. Moreover, SS has minimum values at *H*~ch~ = 80 nm and then increases at *H*~ch~ = 90 nm. As mentioned above, because of the effect of *R*~ch~, *I*~on~ and *I*~off~ decrease constantly with increasing *H*~ch~, and the decrease in *I*~on~ dominates over *I*~off~ when *H*~ch~ = 80 nm. Finally, the optimized device is achieved with *I*~on~ = 8.09 × 10^−5^ A/μm, *I*~off~ = 1.09 × 10^−12^ A/μm, *V*~t~ = 0.21 V, *I*~on~/*I*~off~ = 7.45 × 10^7^, and SS = 42.8 mV/dec at *T*~ch~ = 5 nm, *H*~g~ = 70 nm, and *H*~ch~ = 80 nm.

[Figure 8](#micromachines-10-00749-f008){ref-type="fig"} indicates the output characteristics of the proposed devices with different *V*~GS~. When a small *V*~GS~ of 0.3 V or less is applied, *I*~DS~ is almost constant and has a low value. *I*~DS~ has a low value even though *V*~DS~ increases because the amount of the electrons tunneled from the source to the channel region is small for a low *V*~GS~. When *V*~GS~ is greater than 0.4 V, the tunneled electrons in the channel region drift toward the drain region by the positive *V*~DS~. *I*~DS~ increases as a function of *V*~DS~ for small *V*~DS~, then gets saturated and becomes less dependent on *V*~DS~ when *V*~DS~ is approximately 0.5 V, showing the proper output characteristics for circuit applications.

The comparison of the proposed device with the different works in terms of *I*~on~, *V*~t~, *V*~DD~, and SS is presented in [Table 1](#micromachines-10-00749-t001){ref-type="table"}. This proposed device has the highest *I*~on~ value with the low *V*~t~ and the low *V*~DD~ value. Thus, the proposed Ge-based gate-metal-core VNWTFET is a suitable candidate for the logic devices with the low power consumption.

4. Conclusions {#sec4-micromachines-10-00749}
==============

In this work, a Ge-based gate-metal-core VNWTFET was optimally designed and analyzed based on TCAD simulations. With wider BTBT junctions, a higher current drivability can be realized compared to the conventional TFETs. The proposed device demonstrated superior DC performances with *I*~on~ = 8.09 × 10^−5^ A/μm, *I*~off~ = 1.09 × 10^−12^ A/μm, *V*~t~ = 0.21 V, *I*~on~/*I*~off~ = 7.45 × 10^7^, and SS = 42.8 mV/dec at *H*~g~ = 70 nm, *T*~ch~ = 5 nm, and *H*~ch~ = 80 nm. It is ensured that the proposed device would be a promising logic device for the low-power applications.
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![(**a**) Schematic view and (**b**) cross-sectional view of the proposed Ge-based gate-metal-core vertical nanowire tunnel field effect transistor (VNWTFET), respectively.](micromachines-10-00749-g001){#micromachines-10-00749-f001}

![(**a**) The electron flow and (**b**) energy band diagrams of the proposed Ge-based gate-metal-core VNWTFETs. Energy band diagrams are extracted across the A--A' line in [Figure 2](#micromachines-10-00749-f002){ref-type="fig"}a.](micromachines-10-00749-g002){#micromachines-10-00749-f002}

![(**a**) *I*~DS~--*V*~GS~ (drain current--gate voltage) transfer characteristics and (**b**) energy band diagrams of the proposed devices with different channel thicknesses (*T*~ch~). The energy band diagrams are extracted across the A--A' line in [Figure 2](#micromachines-10-00749-f002){ref-type="fig"}a.](micromachines-10-00749-g003){#micromachines-10-00749-f003}

![*I*~on~ and subthreshold swing (SS) characteristics of the proposed Ge-based gate-metal-core VNWTFETs with different *T*~ch~.](micromachines-10-00749-g004){#micromachines-10-00749-f004}

![(**a**) *I*~DS~--*V*~GS~ transfer characteristics and (**b**) *I*~on~/*I*~off~ (on-state current/off-state current) and SS of the proposed Ge-based gate-metal-core VNWTFETs with different gate-metal heights (*H*~g~).](micromachines-10-00749-g005){#micromachines-10-00749-f005}

![(**a**) *I*~DS~--*V*~GS~ transfer characteristics and (**b**) energy band diagrams of the proposed Ge-based gate-metal-core VNWTFETs with different channel heights (*H*~ch~). The energy band diagrams are extracted across the B--B' line in [Figure 2](#micromachines-10-00749-f002){ref-type="fig"}a at *V*~GS~ = −0.55 V and *V*~DS~ = 0.55 V (drain voltage).](micromachines-10-00749-g006){#micromachines-10-00749-f006}

![*I*~on~ and SS characteristics of the proposed Ge-based gate-metal-core VNWTFETs with different *H*~ch~.](micromachines-10-00749-g007){#micromachines-10-00749-f007}

![Output characteristics of the proposed Ge-based gate-metal-core VNWTFETs with different *V*~GS~.](micromachines-10-00749-g008){#micromachines-10-00749-f008}

micromachines-10-00749-t001_Table 1

###### 

Comparison with the different works.

  Parameter         This Work                    SiGe-S-NW-TFET \[[@B28-micromachines-10-00749]\]   Si-Based Nanotube TFET \[[@B29-micromachines-10-00749]\]   Si/SiGe HTG-TFET \[[@B30-micromachines-10-00749]\]   Ge-Source vTFET \[[@B31-micromachines-10-00749]\]
  ----------------- ---------------------------- -------------------------------------------------- ---------------------------------------------------------- ---------------------------------------------------- ---------------------------------------------------
  *I*~on~ (μA/μm)   80.9 (at *V*~GS~ = 0.55 V)   11.66 (at *V*~GS~ = 1.0 V)                         5.0 (at *V*~GS~ = 1.5 V)                                   7.02 (at *V*~GS~ = 0.5 V)                            27.6 (at *V*~GS~ = 0.5 V)
  *V*~t~ (V)        0.21                         0.37                                               0.9                                                        0.28                                                 0.20
  *V*~DD~ (V)       0.55                         0.8                                                1.2                                                        0.5                                                  0.5
  SS (mV/dec)       42.8                         23.75                                              58.3                                                       44.64                                                21.2
